Abstract-This paper presents a unified approach for generating pulsewidth-modulated patterns for three-phase current-source rectifiers and inverters (CSR/Is) that provides unconstrained selective harmonic elimination and fundamental current control. The approach uses the chopping angles or gating patterns developed for voltage-source rectifiers and inverters in combination with a logic circuit to generate the gating patterns for CSR/Is. The circuit also includes naturally and symmetrically distributed shorting pulses. Thus, the approach avoids the hassle of positioning the shorting pulses and defining and solving a set of nonlinear equations dedicated to CSR/Is. Moreover, the approach can eliminate an even or odd arbitrary number of harmonics (e.g., fundamental current control and elimination of the 5th, 7th, and 11th harmonics). This is an improvement over existing techniques and a new approach to pattern generation. Simulated and experimental results for both static and dynamic operating conditions are presented in order to validate the effectiveness of the approach.
I. INTRODUCTION
T HREE-PHASE static power topologies can be classified as voltage-source rectifiers and inverters (VSR/Is) and current source rectifiers and inverters (CSR/Is) (see Fig. 1 ). The advent of switching devices with turn-off capabilities [e.g., insulated gate bipolar transistors (IGBTs), gate-turn-off thyristors (GTOs)] has made the VSRs [ Fig. 1(a) ] widely used for ac-to-dc conversion, in applications such as motor drives, power supplies, uninterruptible power supplies (UPSs), and static power compensators (STATCOMs). VSIs [ Fig. 1(c) ] have become standard in most dc-to-ac applications, such as induction and synchronous motor drives, UPS systems, and, in general, ac power supplies. Although less common, current-source topologies [ Fig. 1 (b) and (d)] are found in superconducting magnet energy storage (SMES) systems and in a number of industrial processes such as high-power adjustable-speed drives, where four-quadrant operation, near sinusoidal motor terminal voltages, supply voltage variations immunity, and inherent short-circuit protection are important considerations [1] , [2] . The use of pulsewidth-modulated (PWM) gating patterns to control the power valves in such topologies is the base to achieve faster dynamic responses and nearly sinusoidal ac waveforms. Several PWM techniques have been reported in the literature, which can be classified as online [3] - [5] (e.g., sinusoidal PWM and space vector) or offline [6] - [9] (e.g., selective harmonic elimination and fundamental magnitude control).
Online modulation techniques have been extensively documented in the published literature. They were initially developed for VSR/Is and lately extended to CSR/Is. In fact, carrier-based techniques (for analog implementations) and spacevector-based techniques (for digital implementations) are now applicable to both configurations [5] . The appropriate gating patterns are obtained for CSR/Is based on identical principles, where the special requirements, such as the shorting pulses are provided without the hassle of calculating nor positioning them. Moreover, since the same basic principles are used, the resulting ac normalized current waveform in CSR/Is and the ac normalized voltage waveform in VSR/Is are identical. Thus, the duality between voltage and current source topologies is also extended to online implementations.
On the other hand, the elimination of low-order harmonics is an important issue in many applications where low-switching-frequency PWM patterns are required. This is the case of topologies based on CSR/Is where resonances between the input/output filter capacitance and an input/output circuit inductance may be found. As an alternative, selective harmonic elimination (SHE) techniques were introduced to provide low-order harmonic elimination in VSR/Is and recent publications have introduced generalized SHE techniques in CSR/Is [9] . In order to find the generalized patterns, the proposed approaches find the chopping angles and locate the shorting pulses by defining and solving a set of nonlinear equations dedicated to CSR/Is. Thus, fundamental current amplitude control and an even number of low-order harmonics elimination can be performed.
This work presents a new approach for generating PWM patterns for three-phase six-switch CSR/Is that provides unconstrained selective harmonic elimination and fundamental current amplitude control. The approach uses the chopping angles or gating patterns developed for VSR/Is in combination with a logic circuit to generate the gating patterns for CSR/Is. The circuit also includes naturally and symmetrically distributed shorting pulses. Contrary to existing techniques, the approach avoids the hassle of positioning the shorting pulses and defining and solving a set of nonlinear equations dedicated to CSR/Is. Moreover, the proposed approach can eliminate an even or odd arbitrary number of harmonics (e.g., fundamental current control and elimination of the 5th, 7th, and 11th harmonics) without any penalties in the switching frequency. Simulated and experimental results are presented to validate the effectiveness of the approach.
II. SELECTIVE HARMONIC ELIMINATION IN VSR/Is
The chopping angles for three-phase VSRs [ Fig. 1(a) ] and VSIs [ Fig. 1(c) ] are specified between 0-to eliminate an even number of low-frequency harmonics (e.g., 5th and 7th) and between 0-to eliminate an odd number of low-frequency harmonics (e.g., 5th, 7th, and 11th), which allow maximum dc voltage utilization. The line-to-neutral PWM patterns were named TLN1 and TLN2 as stated in [8] . For instance, to eliminate the 5th and 7th harmonics and perform fundamental magnitude control, the TLN1 pattern is used, where three angles are required = 3). Thus, and the equations to be solved, as indicated in [6] , are (1) where the angles , , and are defined as shown in , even) harmonics were derived in [8] and are given by the following equations:
for (2) where , should satisfy . Similarly, to eliminate an odd number of harmonics, for instance, the 5th, 7th, and 11th, and perform fundamental magnitude control, the TLN2 pattern is used. Thus, and the equations to be solved, as indicated in [6] , are (3) where , should satisfy . Therefore, SHE patterns that eliminate an arbitrary number of harmonics and control the fundamental voltage component in three-phase voltage-source topologies can be accomplished by solving either (2) for even or (4) for odd. In practical applications, the gating patterns should generate line voltages that should be synchronized with respect to a given set of references and with an amplitude equal to , where and are provided by an external control strategy. Fig. 5 shows a simplified SHE gating signals generator scheme for VSR/Is. Specifically, the gating pattern generator block in Fig. 5 produces the signals according to the desired fundamental line voltage , synchronized with respect to the references , and number of harmonics to be eliminated . The details about the actual implementation of the gating pattern generator block are avoided since it goes beyond the scope of this paper. However, it should be noted that this taskcan beaccomplishedbyusingstoredpatternsaswellasonline generators. Finally, the rising edge delay units block produces the signals which are the input signals with the rising edge delayed to avoid shorting the dc bus in VSR/Is.
On the other hand, three-phase CSRs [ Fig. 1 (b)] and CSIs [ Fig. 1(d) ] can also be gated to generate PWM line currents where the fundamental current component is controlled and an even number of low-frequency harmonics are eliminated [9] . For such purposes, the shorting pulses must be properly placed and a set of nonlinear equations different from (2) and (4) should be solved. 
III. PROPOSED GENERALIZED SELECTIVE HARMONIC ELIMINATION IN CSR/Is
This paper proposes to use the signals obtained for SHE in VSR/Is to derive the gating signals for SHE in CSR/Is. As a result, an arbitrary (even or odd) number of low-frequency harmonics would be eliminated while using either (2) or (4) to find the chopping angles. For these purposes, a logical circuit that generates the appropriate signals for CSR/Is is derived. The circuit is divided in four blocks: 1) basic gating signal generator; 2) shorting pulse distributor; 3) shorting pulse generator; and 4) switching and shorting pulse distributor. , where is shown in Fig. 2 (a) and 4(a), respectively. In general, the valid gating signal combinations in three-phase VSI/Rs and the corresponding line voltages are shown in Table I . The objective of the proposed gating signal generator is to produce normalized line current waveforms in CSI/Rs that look as the normalized line voltage waveforms in VSI/Rs. This would assure that all features achieved by the line voltages in VSI/Rs would be achieved by the line currents in CSI/Rs. Thus, the goal of the basic gating signal block would be to generate the basic gating signals for CSI/Rs out of the gating signals for VSI/Rs.
For instance, to obtain in a VSI as shown in Fig. 1 (c) a set of normalized line waveforms (voltages): = 1, = 0, and = 1, the gating signals in the VSI should feature: = on, = on, = off, = off, = off, and = on. However, to obtain in a CSI as shown in Fig. 1(d) a similar set of normalized line waveforms (currents): = 1, = 0, and = 1, the gating signals in the CSI should feature: = on, = on, = off, = off, = off, and = off (Table I ). This condition is considered as a no-null state as it produces a set of no-null line waveforms. The gating signals required in CSI/Rs to generate the six no-null states out of the gating signals required in VSI/Rs are derived from the truth table shown in Table I by obtaining the corresponding Boolean expressions. These are (5) (6) (7) (8) (9) (10) Fig. 6 shows the implementation of the previous Boolean expressions, which corresponds to the basic gating signal generator block. In VSI/Rs there are two null states (7 and 8 in Table I that short either all top or bottom switches) generating null line voltage waveforms. Similarly, in CSI/Rs there are three null states (7, 8 , and 9 in Table II that short one of the three legs) which generate null line current waveforms. Due to the different number of null states, the generation of the switch status for such null states in CSI/Rs is treated differently. Basically, the null state is detected in the CSI/Rs gating signals and a short circuit is provided in one of the three legs of the current topology.
B. Shorting Pulses Generation and Distribution
Like the normalized ac line voltages, the required ac line currents can become zero simultaneously for a given PWM pattern. This is the case when null line waveforms are required. Under this condition, the dc-link current in CSR/Is must circulate through either the switches 1 and 4, 3 and 6, or 5 and 2 to avoid interrupting the dc-link current. To provide the shorting paths, additional gating pulses required by the basic signals should be automatically generated and symmetrically distributed. This is accomplished by the automatic generation of a shorting pulse = 1) (shorting pulse generator, Fig. 6 ) when none of the top switches or none of the bottom switches are gated. Therefore, the Boolean expression for the shorting pulse is (11) Table I shows all possible combinations for the shorting pulse as a function of the basic gating signals . This signal should be added (using OR gates) to the basic gating signals corresponding to only one leg of the CSR/I (either to the switches 1 and 4, 3 and 6, or 5 and 2). A very simple alternative would be to add this signal to the basic gating signals corresponding to a given leg of the CSR/I; for instance, to switches 1 and 4. Although this alternative would simplify the gating signal generator circuit, it would result in an unsymmetrical distribution of the load currents throughout the power valves.
This paper proposes to distribute symmetrically the shorting pulses. This task is done by the switching and shorting pulse combinator block which uses the auxiliary signals TABLE II  TRUTH TABLE FOR THE SHORTING PULSE DISTRIBUTOR AND COMBINATOR = 1, 2, 3 as shown in Fig. 6 . Therefore, the gating signals are given by the following Boolean expressions ( Fig. 6 The previous expressions show that the gating signals are exactly the basic gating signals whenever the shorting pulse is null (Table II) . On the other hand, if the shorting pulse is no-null (the dc-link current should be freewheeled) and only one of the auxiliary signals , , or is 1 (on) at a given time, the shorting path is included in the gating signals of: switches 1 = 1) and 4 = 1), if = 1; switches 3 = 1) and 5 = 1), if = 1; or switches 2 = 1) and 6 = 1), if = 1. The shorting pulse distribution is better illustrated in Table II . In order to assure that only one leg of a CSI/R is shorted during null line currents, just one of the auxiliary signals = 1, 2, 3) is assumed to be 1 (on) at any time. This is assured by the shorting pulse distributor block (Fig. 6) . The block also guarantees a symmetrical distribution of the shorting pulse, since , = 1, 2, 3) is high for 120 in each period. This last feature ensures that the rms currents are equal in all legs. In this paperk, the auxiliary signals are derived from the already available line current references , = a, b, c) that are transformed into phase line current references by using
The auxiliary signals , , and are derived by means of comparators (Fig. 6 ) as, otherwise
otherwise (22) otherwise. Table II shows all possible combinations for  ,  ,  and . It should be noted that according to the definition of the auxiliary variables (21)-(23), the conditions and cannot be possible, which leaves six valid combinations. Unfortunately, the auxiliary signals , , and do not satisfy the fact that only one signal should be 1 at any time. This is due to the fact that, actually, two of the conditions could be satisfied simultaneously (Table II) . Therefore, the six possible combinations should be reduced to three as finally required. This is done by generating the auxiliary signals , , and out of the auxiliary signals , , and as
(26) Table II , which corresponds to a null line current. A timing diagram of the proposed gating signal generator is presented in the next section as it is applied to obtain a specific pattern.
The circuit previously described allows the use in current converters of the chopping angles obtained for SHE in voltage converters. Thus, current converters can generate normalized line current waveforms as they control the fundamental current component and eliminate an arbitrary number of harmonics. Moreover, the chopping angles obtained for voltage converters are calculated so as to obtain a fundamental line voltage which ranges from 0 to a maximum value (Fig. 3) . Therefore, as the same chopping angles are used in current converters, the fundamental line current will range from 0 to a maximum value. For instance, for 5th and 7th harmonic elimination, the maximum fundamental line current is about 1.011 ( Fig. 3(a) ).
IV. SIMULATED AND EXPERIMENTAL RESULTS
The proposed gating signal generation technique was simulated and the circuit shown in Fig. 6 was implemented to verify its feasibility.
A. Timing Diagram for the Proposed Gating Pattern Generator
A timing diagram is used to illustrate the various waveforms involved in the proposed circuit. The waveforms where the 5th, 7th, and 11th harmonics are eliminated featuring a 0.8-pu fundamental ac current are depicted in Fig. 7 . Specifically, Fig. 7(a) shows the fundamental phase-current reference that should generate the CSI/R, Fig. 7(b) is the phase a gating pattern required by a VSI/R to generate a line voltage waveform which would feature a 0.8-pu fundamental ac voltage and the 5th, 7th, and 11th harmonic elimination. This pattern is generated by the gating pattern generator block as illustrated in Fig. 6 . Fig. 7(c) is the basic gating signal generated by the basic signal generator block which corresponds to the positive portion of the resulting ac line current Fig. 7(c) . The shorting pulse is shown in Fig. 7(d) that corresponds to null ac line currents that are distributed into switches 1 and 4, 3 and 6, and 5 and 2. The auxiliary signal Fig. 7 (e) generated by the comparators in the shorting pulse distributor block is used to generate the pulse distributor Fig. 7(f) . The pulse distributor is 1 (on) by 120 , which assures that the resulting shorting pulses, in Fig. 7(g) , are included in the leg built up by the switches 1 and 4, during 1/3 of the period. Finally, Fig. 7(h) shows the gating signal for switch 1 to obtain a line current [ Fig. 7(i) ] that features a 0.8-pu fundamental and 5th, 7th, and 11th harmonic elimination. This is probed by the harmonic spectrum of the line current [ Fig. 7(j) ]. Results in Fig. 7 clearly indicate that: 1) the current pattern is symmetrical [ Fig. 7(h)] ; 2) the shorting pulses are equally distributed between all three legs [ Fig. 7(g) ]; and 3) there are no residual harmonics below the first higher frequency harmonic [ Fig. 7(j) ]. In other words, the results show that the proposed approach can generate the appropriate gating signals to eliminate a given number of harmonics in the ac current of a CSI/R out of the VSI/Rs gating signals. 
B. Experimental Results
The proposed circuit was implemented using logical circuitry and selected results are shown in Fig. 8 . The gating pattern generator block in Fig. 6 was implemented by means of a digital signal processor (DSP) system based on the TMS320C30 microprocessor. This block is capable of generating on an instantaneous basis the appropriate pattern as required by the references , and , and the number of harmonics to eliminate . The patterns are generated based on the angles obtained of the solutions of either (2) or (4) . Solutions of these equations have been reported in [6] and [8] , which are implemented in real-time in this paper. The elimination of both an even and an odd number of harmonics are experimentally illustrated to show the steady-state capabilities of the proposed solution. In Fig. 8(a) , the gating pattern for 5th and 7th harmonic elimination and a 0.8 fundamental ac current is illustrated. As expected, Waveform 3 in Fig. 8(a) shows that the 11th harmonic is the lowest unwanted harmonic found on the line current. Similar to Fig. 8(a), Fig. 8(b) shows the case where the 5th, 7th, and 11th harmonics are eliminated. In this last case, the 13th harmonic is the lowest unwanted harmonic in the line current [ Waveform 3 in Fig. 8(b) ]. An important consideration is the switching frequency for a given gating pattern. This is the number of pulses required by a power valve in one period in order to eliminate a given number of harmonics. Waveform 2 in Fig. 8(a) shows that seven pulses are required to eliminate the harmonics 5th and 7th, and Waveform 2 in Fig. 8(b) shows that, also, seven pulses are required to eliminate the harmonics 5th, 7th, and 11th. Table III shows the switching frequency obtained in [9] and in the proposed solution for some key cases. It can be observed that similar switching frequencies are achieved except for the case where four harmonics are eliminated. In this case, an extra pulse is required by the proposed solution. It has been found by means of simulation that at most one extra pulse is required as compared with [9] to eliminate the same number of harmonics.
The algorithm used to calculate in real time the chopping angles was conceived to minimize both the computation time and the storage requirements, as it should allow online modification of the gating pattern in order to online modify the modulation index, phase, and the number of harmonics to be eliminated. Experimental results probing these features are shown in Figs. 9-11, respectively. Fig. 9 shows the relevant waveforms for a step change in the modulation index from 0.25 to 0.85 of the ac line current reference as shown by Waveform 1 in Fig. 9 . The gating pattern (Waveform 2 in Fig. 9 ) and the normalized ac line current (Waveform 3 in Fig. 9 ) generated by the converter are updated within a switching period. Fig. 10 shows the relevant waveforms for a phase change of about 30 in the ac line current reference. As in the previous case, the gating pattern (Waveform 2 in Fig. 10 ) and the normalized ac line current (Waveform 3 in Fig. 10 ) generated by the converter are updated within a switching period. Finally, Fig. 11 shows the relevant waveforms for a change in the number of harmonics to be eliminated (from 5th, 7th, and 11th harmonic elimination to 5th, 7th, 11th, 13th, and 17th harmonic elimination). Dynamic performance results clearly show that the proposed algorithm overcomes the inherent limitations of conventional SHE elimination, the time delay in implementing changes in current reference. Figs. 9-11 demonstrate that there are no delays or transients in the line currents and that proper switch gating and sequencing are achieved.
V. CONCLUSIONS
A new approach for generating PWM patterns for CSR/Is has been presented. The technique features unconstrained SHE and fundamental current control. The approach uses the chopping angles obtained for VSR/Is in combination with a logic circuit to generate the gating patterns for CSR/Is. The circuit also generates and includes naturally and symmetrically distributed shorting pulses. Thus, the approach avoids the hassle of positioning the shorting pulses and defining and solving a set of nonlinear equations dedicated to CSR/Is. Moreover, the approach allows the elimination of an even or odd arbitrary number of harmonics (e.g., 5th, 7th, and 11th harmonics). This is an improvement on existing techniques and a new approach to pattern generation. Additionally, the approach responds to dynamic requirements, such as modulation index and phase changes, within a switching period, which enables the approach to be used in online applications. Simulated and experimental results are presented to validate the effectiveness of the approach.
